Zynq 7000 SoC Development Boards

What is Zynq 7000 SoC?

AMD is quite serious about their commitment to long lifecycles. We are happy to announce that all 7 series devices will now officially receive support through at least 2035. Embedded IC includes microcontrollers, microprocessors, FPGA, DSP, CPLD, and so on. FPGA 7 series covers all speed and temperature grades for ZynqTM 7000 SoCs, ArtixTM 7, KintexTM 7, SpartanTM 7, and VirtexTM 7 FPGAs.

Zynq 7000 SoC ,the single-core ARM Cortex®-A9 processor found in Zynq 7000S devices is coupled with 28 nm ArtixTM 7 based programmable logic, providing a low cost entry point to the scalable Zynq 7000 platform. The Zynq 7000S offers cost-optimized system integration that is perfect for industrial IoT applications like embedded vision and motor control. It is available with 6.25Gb/s transceivers and equipped with widely used hardened peripherals.

Zynq 7000 Block Diagram

Zynq 7000 SoC Development Boards
Zynq 7000 SoC Development Boards

Zynq 7000 SoC Features

  • Innovative ARM® + FPGA architecture for differentiation, analytics & control
  • Extensive OS, middleware, stacks, accelerators, and IP ecosystem
  • Multiple levels of hardware and software security
  • Most flexible & scalable platform for maximum reuse and best TTM
  • Industry-leading design tools, C/C++, and Open CL design abstractions
  • Large portfolio of SW & HW design tools, SOMs, design kits, and reference designs
  • Integration delivering the de facto programmable platform
  • System level performance through optimized architecture
  • Architected to deliver low system power
  • Two SD/SDIO 2.0/MMC3.31 compliant controllers
  • Two full-duplex SPI ports with three peripheral chip selects
  • Two high-speed UARTs (up to 1 Mb/s)
  • Two master and slave I2C interfaces
  • GPIO with four 32-bit banks, of which up to 54 bits can be used with
  • Up to 54 flexible multiplexed I/O (MIO) for peripheral pin assignments
  • Multiprotocol dynamic memory controller
  • 16-bit or 32-bit interfaces to DDR3, DDR3L, DDR2, or LPDDR2 memories
  • ECC support in 16-bit mode
  • 1GB of address space using single rank of 8-, 16-, or 32-bit-wide memories
  • Static memory interfaces

Zynq 7000 SoC Applications

  • Multi-Axis Motor Control
  • Machine Vision
  • Programmable Logic Controller
  • ADAS
  • Medical Endoscope
  • Small Cell Baseband
  • Professional Cameras
  • Machine Vision
  • Carrier Ethernet Backhaul
  • Multi-function Printers

Xilinx Zynq®-7000 SoC First Generation Architecture

The Xilinx Zynq®-7000 SoC First Generation Architecture offers existing ASIC and SoC users a fully programmable alternative while enabling a flexible platform to introduce new solutions. The ARM® CortexTM-A9 processors feature an integrated, performance-per-watt 28nm programmable logic that achieves power and performance levels beyond that of discrete CPU and FPGA systems. They are available in dual-core (Zynq-7000) and single-core (Zynq-7000S) Cortex-A9 configurations. Due to these characteristics, the Zynq-7000 SoCs are the best choice for a variety of embedded applications, such as 4K2K Ultra-HDTV, multicamera drivers assistance systems, industrial automation, machine vision, and tiny cell base stations.

The Zynq-7000 SoC First Generation Architecture is built for maximum design flexibility and performance per watt. To enable highly differentiating designs for a variety of embedded applications, dual-core ARM Cortex-A9 processors are integrated with 7 series programmable logic (up to 6.6M logic cells of logic and 12.5Gb/s transceivers). The Zynq-7000S Socs, which have a single-core ARM Cortex-A9 processor coupled with 28nm Artix-7 based programmable logic, are the cost-effective entry point to the Zynq-7000 SoCs. Devices like the Zynq-7000S are perfect for industrial IoT applications like embedded vision and motor control.

The Zynq-7000 SoCs offer up to 100Gb/s of I/O bandwidth, exceeding that of a multi-chip solution. They include inbuilt programmable logic and are coupled to a processing system with over 3,000 interconnects. Ten alternative single-core or dual-core devices are available with the Zynq-7000 SoCs, providing a scalable platform for a full family of solutions.

Zynq 7000 SoC Development Boards

Advantages of Zynq 7000 SoC

The ZynqTM 7000 SoC series combines CPU, DSP, ASSP, and mixed signal functions on a single chip to enable crucial analytics and hardware acceleration. It does this by combining the software programmability of an ARM®-based processor with the hardware programmability of an FPGA. The Zynq 7000 series, which consists of single- and dual-core Zynq 7000S and 7000 devices, provides an exceptional price to performance-per-watt, completely scalable SoC platform for your special application requirements.

EMIF16 communication between ZYNQ and DSP

In this paper, the main introduction to illustrate the XQ6657Z35-EVM high-speed data processing evaluation board ZYNQ and the DSP between the EMIF16 communication function, the use of the steps and the effect of the operation of the various routines. Based on the TI KeyStone architecture C6000 series TMS320C6657 dual-core C66x fixed-fixed/floating-point DSP and Xilinx Zynq-7000 series SoC processor XC7Z035-2FFG676I designed heterogeneous multi-core evaluation board, consisting of the core board and evaluation of the base board.

Realize the EMIF16 interface transmission function between DSP and ZYNQ PL terminal. DSP first sends 4096 bytes of data to ZYNQ PL terminal through EMIF16 interface, and then reads it back, and detects whether there is any error in the data, and prints the data sending, reading back and the error situation in real time. The ZYNQ PL terminal opens up a RAM space for storing the data written by the DSP through the EMIF16 interface, and at the same time, it is used as the data source when the DSP reads the data through the EMIF16 interface. The EMIF16 interface connection between DSP and ZYNQ PL terminal is shown in the following diagram:

Zynq 7000 SoC Development Boards

Leave a Comment

Your email address will not be published. Required fields are marked *